This paper proposes a new bidirectional resonant dcdc converter suitable for wide voltage gain range applications (e.g., energy storage systems). The proposed converter overcomes the narrow voltage gain range of conventional resonant DC-DC converters, and meanwhile achieves high efficiency throughout the wide range of operation voltage. It is achieved by configuring a full-bridge mode and a half-bridge mode operation during each switching cycle. A fixed-frequency phase-shift control scheme is proposed and the normalized voltage gain can be always from 0.5 to 1, regardless of the load. The transformer root-mean-square (RMS) currents in both the forward and reverse power flow directions have a small variation with respect to the voltage gain, which is beneficial to the conduction losses reduction throughout a wide voltage range. Moreover, the power devices are softswitched for minimum switching losses. The operation principles and characteristics of the proposed converter are firstly analyzed in this paper. Then the analytical solutions for the voltage gain, soft-switching and RMS currents are derived, which facilitates the parameters design and optimization. Finally, the proposed topology and analysis are verified with experimental results obtained from a 1-kW converter prototype. Index Terms-Bidirectional dc-dc converter, resonant converter, wide voltage gain.
I. INTRODUCTION
Recently, bidirectional dc-dc converters (BDCs) have gained much popularity because of their applications in energy storage systems [1] - [2] , electric vehicles (EVs) [3] - [5] , vehicle-to-grid (V2G) [6] - [7] , and microgrids [9] - [10] . Normally, BDCs are connected with energy storage devices, e.g., the battery and supercapcitor, whose voltage usually varies over a wide range during operation [11] . Therefore, how to keep high efficiency over a wide voltage range becomes a challenge to BDCs.
Bidirectional dc-dc converters can be divided into nonisolated [2] , [7] - [9] and isolated [1] , [3] - [7] , [10] - [39] topologies. Compared to non-isolated circuits, isolated bidirectional dc-dc converters (IBDCs) are more advantageous in terms of safety, soft-switching and step-up/-down ratio [13] . For the IBDC topologies, two basic categories, i.e., the currentfed [14] - [20] and voltage-fed [21] - [39] IBDCs, can be found in literature. Current-fed IBDCs feature a smaller input/output current ripple, smaller input/output capacitor size and a wider voltage gain range [15] , but the voltage stress of switches is high, a large dc inductor is usually required, and in general, the reported experimental efficiency is inferior to voltage-fed IBDCs. For example, the peak efficiencies of 92.2% at 1.6 kW [14] , 96.4% at 2.35 kW [15] , 95.2% at 200 W [16] , 93%-95% at 200W [17] , 96% at 200 W [18] , 95.4% at 3.2 kW [19] and 92 % at 600 W [20] can be found in the literature of current-fed IBDCs. However, higher peak efficiencies, e.g., 98% at 2.5 kW in [7] , 97.7% at 4 kW in [21] , 97.2% at 600 W in [22] , 96.7 % at 700 W in [23] and 98% at 5 kW in [24] , have been achieved for voltage-fed IBDCs. Therefore, the voltage-fed IBDCs seem more promising in terms of achieving high efficiency. Among various voltage-fed IBDC topologies, the dual active bridge (DAB) converter [25] has been attracting many research interests for its excellent performance in efficiency, power density, buck/boost operation, reliability and modularity [26] - [30] . However, when the normalized voltage conversion ratio deviates from unity, the soft-switching range becomes narrow and the circulating current inside the DAB converter increases remarkably [27] - [28] . Thus, it is challenging for the DAB converter to maintain high efficiency over a wide gain range. Although many improved modulation strategies, e.g., the extended phase-shift [29] , dual phase-shift [27] , triple phaseshift (TPS) [31] , have been proposed, the reported efficiency performance of DAB converter is still inferior to resonant-type IBDCs [21] - [24] , [32] - [39] where the direct power transfer from the source to the load is possible, switches are softswitched and the circulating current is relatively smaller [40] . The series resonant DAB (SR-DAB) [32] - [35] can operate with a variable-frequency control or with a fixed-frequency control. In [32] , a fixed-frequency phase-shift controlled 1-MW SR-DAB is designed and evaluated, resulting in a theoretical peak efficiency of 98.6%. In addition to the single-angle phaseshift control in [32] - [34] , more degrees of freedom can be achieved by applying the triple-phase-shift modulation to the SR-DAB [35] , resulting in a marked efficiency improvement due to the root-mean-square (RMS) current minimization; but the soft-switching may not be realized when the voltage gain or the load changes. By changing the structure of the resonant network, several resonant-type IBDCs are proposed in [21] - [22] , [36] - [39] for performance improvement. Particularly, the CLLC-and CLLLC-type resonant IBDCs gain much attention due to their symmetrical characteristics in both the forward and reverse power flow directions [7] , [21] , [37] - [39] . In [21] and [39] , the variable-frequency controlled bidirectional CLLLC resonant dc-dc converter is studied, but the normalized voltage gain is fixed at unity. In order to maintain high efficiency over a wide gain range, a design method for the bidirectional CLLC and CLLLC resonant converters is proposed in [7] . Nevertheless, the charging efficiency degrades dramatically when the battery voltage changes and the frequency varies over a wide range in the discharging operation. LLC resonant converters feature high efficiency, high power density and low cost, and therefore have been widely applied in industry [11] . However, when used for the reverse power transfer, the LLC resonant converter operates as a conventional series resonant converter whose gain range is very narrow [7] . In [22] , an extra inductor is added to the LLC resonant converter such that the circuit becomes symmetric for both the forward and reverse operation. A fixed-frequency modulated bidirectional three-level LLC resonant converter is proposed in [23] , and a wide gain range can be achieved; however, the accurate analytical gain model is not derived, and also twelve switches are used.
This paper proposes a new bidirectional resonant dc-dc converter which can achieve high efficiency over a wide voltage gain range. Instead of the conventional variablefrequency modulation, a fixed-frequency phase-shift modulation is proposed, and thus both the half-bridge mode and the full-bridge mode occur on the secondary side over each switching cycle. By adjusting the duration of half-bridge mode, a wide normalized gain range from 0.5 to 1 can be achieved in both power transfer directions regardless of the load. Instead of the widely used first harmonic approximation (FHA) method, the time-domain analysis is conducted in this research; as results, the analytical models for the voltage gain, power transfer, soft-switching, and RMS currents are derived and verified with simulations and experimental results. It is found that the inductors ratio has no impact on the voltage gain range; thus, on the premise of achieving ZVS, the magnetizing inductance can be designed possibly large to reduce conduction losses. Furthermore, the variation of conduction losses with respect to the voltage gain is small. As a result, high efficiency can be achieved over a wide gain range. The paper is organized with Section II presenting the operating principles in both the forward and reverse power flow directions. The key operating characteristics including the voltage gain, power transfer, softswitching, RMS currents, and performance comparison are studied in Section III, before experimental results are presented in Section IV. Finally, conclusions are drawn in Section V.
II. OPERATING PRINCIPLES

A. Topology Description
The proposed bidirectional resonant dc-dc converter is shown in Fig. 1(a) . There are two switching modes for the secondary circuit, i.e., the full-bridge (FB) mode and the half-bridge (HB) mode, as shown in Fig. 1(b) and (c), respectively. When operated in the FB mode, the voltage across the secondary transformer winding, ucd, is equal to Vs; whereas in the HB mode ucd = Vs/2, as illustrated in Fig. 2 It should be noted that both the FB and HB modes can exist during each switching cycle, but the time interval ratio of the two operation modes can be controlled to regulate the power transfer between the primary and secondary sides. The major benefit of the dual-bridge configuration is that it can adapt to a wide voltage variation on the secondary source Vs, i.e., the conduction losses can be kept low and the soft-switching can be realized over a wide gain range, which will be detailed in Section III. The bidirectional power transfer capability is enabled for the proposed converter. In the reverse power flow direction, the magnetizing inductor Lm is always clamped by the secondary ac voltage ucd, and the proposed circuit is an LC series resonant converter. However, in the forward power transfer mode, the magnetizing inductor Lm takes part in the resonance, and the proposed circuit is actually an LLC resonant converter. The LC series resonant frequency fr is determined by the resonant inductor Lr and resonant capacitors Cr1 and Cr2, i.e., 
B. Operation Principle
In this research, the switching frequency is fixed at the LC resonant frequency, i.e., fs = fr. Fig. 2 (a) and (b) depicts the fixed-frequency phase-shift modulation schemes for the forward and reverser power flow directions, respectively. In the forward operation, the gate signals of S3-S6 are blocked; neglecting the deadtime, the primary switches S1 and S2 are operated complementarily with a constant duty cycle of 0.5, whereas S7 and S8 have a variable duty cycle but they are phase shifted with a constant . At the turn-on moment, S1 and S2 are synchronized with S8 and S7, respectively; but for the turn-off, S1 and S2 are leading S8 and S7, respectively, by a phase angle  which is also the time duration of the HB mode (cf. Fig.2 ). The switching pattern in the reverser operation, however, is different from that in the forward operation. Specifically, the primary switches S1 and S2 are blocked; S3 and S4 are operated complementarily with a constant duty cycle of 0.5, whereas S7 and S8 have a variable duty cycle but they are phase shifted with a constant . In the reverse operation, S8 and S7 are synchronized with S3 and S4, respectively, at turn-off; but S8 and S7 are leading S3 and S4, respectively, by a phase angle  at turnon; For the gate signals of S5 and S6, when neglecting the deadtime, they are complementary with those of S8 and S7, respectively. In both power flow directions, the duty cycle of S8 and S7, DS78, can be always expressed by DS78 = 0.5 +  / (2). The phase shift angle  is used to regulate the power transfer for both power flow directions. The key operating waveforms are shown in Fig. 2 as well. The yellow areas of is in the forward operation and of iLr in the reverse operation are the current directly transferred to the secondary and primary sources, respectively. The duration of the two areas is defined as phase angle α. In addition, it can be seen that in the forward operation, the driven switches S1-S2 and S7-S8 achieve ZVS-on, and the anti-parallel diodes of switches S3-S6 turn off with ZCS; in the reverse operation, all secondary-side switches S3-S8 can achieve ZVS-on, and the anti-parallel diodes of S1-S2 operate under ZCS.
In order to simplify the analysis on the converter, assumptions and definitions are made in the following: 1) Cr1 and Cr2 are assumed to be equivalent in capacitance, and this value is represented as Cr; 2) the inductors ratio of Lm to Lr is denoted as m, i.e., m = Lm / Lr; 
where P is the transferred power. For the forward and reverse power flow directions, the polarity of P is positive and negative, respectively. The normalized initial voltage across the resonant capacitor Cr1, i.e., VCr10 (cf. Fig. 2 ), can be obtained as where d is the sign function of the power flow direction, i.e., d = 1 for the forward operation, and d = -1 for the reverse operation. During all stages, the secondary current is can be always obtain by s Lr Lm i i i .
1) Forward Operation
Neglecting the deadtime, six stages can be identified over one switching cycle. Due to the symmetry of operation, only stages 1-3 over the first half switching cycle [0, ] are described in this paper. Fig. 3 and Fig. 4 ): Before the time instant 0, S2 and S7 are conducting. At q = 0, S2 is turned off, the negative magnetizing current ILm0 begins to charge/discharge the output parasitic capacitors Coss1-Coss2, such that S1 can achieve ZVS-on. During this stage, Lr and the parallel combination of Cr1 and Cr2 resonate, and the magnetizing inductor Lm is clamped to half of the output voltage because S7 is triggered on. Thus, the magnetizing current iLm increases linearly. This stage corresponds to the half-bridge operation. For the secondary current is, it rises from 0 and begins to discharge the output capacitance of S8, i.e., Coss8. When Coss8 is fully discharged, the antiparallel diode of S8 conducts. Thus, ZVS-on of S8 can be achieved subsequently by applying a drive signal. The equivalent circuit at this stage is shown in Fig. 4 . Since S1 is conducting, Cr2 in series with the primary source Vp is connected in parallel with the resonant capacitor Cr1. The equivalent resonant capacitance is 2Cr, and the resonant tank voltage uab equals to the resonant capacitor voltage uCr1. Thus the normalized equations for the resonant tank can be expressed as Fig. 3 and Fig. 4 ): At q = , S7 is turned off, and secondary current is diverted from S7-S8 to the antiparallel diode of S6. Thus, the secondary ac voltage ucd is equal to the secondary output voltage nVs which causes the magnetizing current to linearly increase with a sharper slope. In this stage, the converter operates in the full-bridge mode. The capacitor voltage uCr1 at this stage is lower than nVs, and therefore iLr decreases. The equivalent circuit can be found in Fig. 4 , and the normalized equations are expressed as 
Stage 3 (qÎ[a,
], see Fig. 2(a) , Fig. 3 and Fig. 4) : When the resonant current iLr decreases to be equal to the magnetizing current iLm, the secondary ac current is falls to 0. Thus, the antiparallel diodes of S5 and S6 turn off with ZCS. At this stage, the magnetizing inductor Lm takes part in the resonance, and the equivalent circuit is shown in Fig. 4 . The mathematic expressions of the resonant tank can be derived as 
2) Reverse Operation
Similarly to the forward operation, six stages can also be identified over one switching cycle if the deadtime is neglected. Due to the symmetry of operation, only the first three stages are detailed. Different from the forward operation, the magnetizing inductor in the reverse operation is always clamped by the secondary voltage ucd.
], see Fig. 2 Fig. 5 and Fig. 6 , the switch S6 is turned off, and thus the negative current is charges/discharges Coss5-Coss7 such that S7 achieves ZVS-on subsequently. During this stage, the secondary resonant tank voltage ucd equals to half of the secondary port voltage, i.e., ucd = nVs/2; this stage corresponds to the half-bridge mode. Thus, the inductor current iLr decreases sinusoidally. The normalized mathematic equations for the resonant tank can be expressed as
) ( 
Stage 3 (qÎ[a,
], see Fig. 2 Fig. 5 and Fig. 6 ): The inductor current iLr decreases to 0 at q = a, and the antiparallel diode of S1 turns off with ZCS. Due to the unidirectionality of diodes, reverse resonance is not possible. Thus, both the resonant inductor current iLr and the resonant capacitor voltage uCr are prevented from changing. However, the magnetizing inductor is excited by uab, and therefore iLm increases linearly, i.e., 
During this stage, the secondary resonant tank voltage ucd is still equal to half of the secondary port voltage, i.e., ucd = nVs/2. Therefore, the converter is still operating in the halfbridge mode. From q = , the second half-cycle begins and the antiparallel diode of S2 starts to conduct; thus Cr1 in series with the primary source Vp is connected in parallel with the resonant capacitor Cr2. The equivalent resonant capacitance is still 2Cr, but the resonant tank voltage uab = uCr1  Vp, as shown in Figs. 5 and 6.
III. CHARACTERISTICS
A. Voltage Gain 1) Forward Operation
In the forward mode, the proposed topology operates as an LLC resonant converter. It is impossible to directly derive the analytical solutions. Therefore, numerical analysis is first used to find the solutions, as shown in Fig. 7 . It can be observed that the voltage gain range is always from 0.5 to 1 regardless of the quality factor Q and the inductances ratio m. Furthermore, the influence of m on both the gain G and the angle a is negligible, especially at heavy loads (high Q). Therefore, it is justified to let m tend to infinity so that the analytical solutions for G and a can be obtained, i.e., The analytical results for G and a are also shown in Fig. 7(a) and (b). One can see that the error between the analytical and numerical results is negligible. Substituting (9) 
Then, the numerical and analytical results for ILm0 in different cases are plotted in Fig. 7(c) . As can be seen, (10) can be used to predict ILm0 with insignificant relative errors. In addition, one can also see that the variations of ILm0 with respect to the phase shift  (or gain G) and the quality factor Q (or power level) are small. The inductances ratio m is the dominant factor which determines ILm0.
2) Reverse Operation
In the reverse mode, the proposed topology operates as a series resonant converter. Thus, we can directly derive the analytical solutions 
The curves for G and a in the reverse operation can be plotted with (11) , as shown in Fig. 8 . Similarly to the characteristics in the forward operation, the gain range in the reverse operation is also from 0.5 to 1, regardless of the power quality Q (or power P). The difference from the forward operation is that the gain curves in the reverse operation are completely independent of the inductors ratio m. In addition, it can be seen from Fig. 8 that the variation of current ILm0 is also very small when the phase shift  (gain G) or the quality factor Q (power P) changes. The current ILm0 is mainly affected by the inductors ratio m. The comparison between Fig. 7(c) and Fig. 8(c) shows that the difference of current ILm0 in the forward and reverse operation conditions is small as well. This is beneficial to the selection of m for achieving ZVS in both power flow directions. Fig. 9 . Characteristics of the transferred power with respect to the phase shift angle  for the forward and reverse power flow directions.
Forward Reverse
B. Power and Control Scheme
From (9) and (11), the normalized power can be derived for both power flow directions:
Then the characteristics of the power Pn versus the phase shift angle  can be plotted, as shown in Fig. 9 . It can be seen that the power is monotonically increasing with respect to the phase shift angle  for both the forward (Pn > 0) and reverse (Pn < 0) power flow directions. For the voltage gain G in both power flow directions, it is also monotonically increasing with respect to , as illustrated in Fig. 7 and Fig. 8 . Thus, it is possible to use only one PI controller to regulate the power flow in two directions. In the meanwhile, it can be seen from Fig. 9 that the power curves become sharp when the voltage gain G is close to 0.5 or 1. In order to achieve precise power flow control for the bidirectional converter, high performance DSP is required. In this research, the DSP TMS320F28075 with a system clock of 120 MHz is used to implement the control of the proposed converter. The switching frequency fs is fixed at 100 kHz. The gate signals are generated from the ePWM module operating in the up-and-down count mode. Thus, the period value of the ePWM counter is TBPRD = 120MHz/100kHz/2 = 600. The sharpest power curve occurs when G is closed to 1 or 0.5, as shown in Fig. 9 . The normalized full power Pn = 0.385; in the case of G = 0.99 and operating in the reverse mode, the phase shift range for full power range is from 0.94 to , which corresponds to 600  (  0.94) /  = 36 steps. Therefore, the power control resolution in the worst scenario is 1000 W/ 36 steps= 27.8 W per step. It represents 27.8 W / 1000 W= 2.78% of the full power. It is acceptable in this research. However, if higher power control resolution is needed, then the HRPWM module in DSP could be used. For example, if a micro edge positioner (MEP) step size of 150 ps is chosen, then an equivalent system clock of 6.7GHz can be achieved. Thus, the power resolution in the worst scenario can be 100 MHz/6.7GHz  27.8 W/step = 0.42 W/step, which represents 0.42 W/ 1000 W = 0.042% of the full power. The experimental setup and control block diagram are shown in Fig. 10(a) . Both the primary and secondary terminals are connected in parallel with a voltage source and a load such that bidirectional power flow operation can be enabled for the proposed converter. By controlling the phase shift angle , the primary bus voltage can be regulated to its reference Vp * if the system's power flow direction and the converter's power conversion direction (i.e., forward or reverse mode) are the same.
For the proposed dc-dc converter, the switching patterns in two power flow directions are different. Therefore, a decision algorithm of power flow direction is required to select the power conversion mode (i.e., either forward mode or reverse mode) of the bidirectional dc-dc converter. In this paper, a digital hysteresis comparator based on the primary-side voltage Vp is adopted to determine the forward or reverse operation of the converter. The theoretical waveforms of the experimental setup are shown in Fig. 10(b) . Normally, the primary side voltage Vp is regulated to its reference Vp * when the steady state is reached. Thus, the primary-side external voltage source Vp_ex in series with the resistor Rp_ex can be seen as a constant power source: Pp_ex = Vp * (Vp_ex  Vp * )/Rp_ex. Before t0, the power PRp is greater than Pp_ex, and the converter operates in the reverse mode (Pc < 0). At t0, the resistor Rp is increased and PRp becomes smaller than Pp_ex, but the converter still operates in the reverse mode; thus the primary-side voltage Vp drastically increases because power is transferred to the primary-side capacitor from two sides: the converter side and the primary side. At t1, Vp reaches the upper hysteresis band VpUHB. Then the forward PWM pattern is enabled and the converter begins to operate in the forward mode with the closed-loop control. Subsequently, the primary-side voltage Vp can be regulated to the reference Vp * . For the transition from the forward mode to the reverse mode within [t2, t3], the operation principle is similar and therefore is not repeated.
C. Soft-Switching
As mentioned in Section II, in the forward mode, S1-S2 and S7-S8 can achieve ZVS-on, and the anti-parallel diodes of S3-S6 turn off with ZCS; in the reverse mode, S3-S8 can achieve ZVSon, and the anti-parallel diodes of S1-S2 operate under ZCS. In practice, however, the realization of ZVS requires enough charges to fully charge/discharge the output capacitances of power MOSFETs. Due to the symmetry of circuit and modulation, only the commutations during the half switching cycle q Î [0, ] are analyzed in this paper. For the proposed converter operating in both power flow directions, there are four ZVS mechanisms, as shown in Fig. 11 . In order to quantify the required amount of charges for each commutation mode, detailed state analysis for the half switching cycle q Î [0, ] is presented in Table I , where Coss12 denotes the output capacitance of S1 and S2, Coss3-6 represents the output capacitance of S3-S6, and Coss78 is the output capacitance of S7 and S8. The value of ucd at q = 0 is denoted as Vcd0, and in the forward operation it can be obtained by (13) In the forward operation, the ZVS-on of S1 depends on the current ILm0, whereas the ZVS-on of S8 is determined by is during the deadtime interval between S2 and S8, which can be designed long enough. This implies that that the ZVS condition of S1 is more strict. In the reverse operation, the ZVS-on of S3 and S7 depends on the currents ILm0 and is(-), respectively. The inductors ratio m has a direct impact on the peak magnetizing current ILm0, and therefore determines the ZVS realizations of S1-S2 (in the forward operation) and S3-S6 (in the reverse operation). In the meanwhile, it can be seen from Table  I that the required minimum charges for S1-S2 (in the forward operation) and S3-S6 (in the reverse operation) are 
respectively. The current ILm0 can be assumed to be constant during the deadtime interval td which is short compared to the switching period.
In order to achieve ZVS, the conditions in (15) should be satisfied Fig. 11 . Mechanisms of ZVS in both power flow directions (cf. Fig. 2) . 
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Coss3 (15) Then, from (10), (11) , (14) and (15) , the selection criterion for the inductors ratio m can be obtained, i.e., (16) where a can be derived by (10) and (11) . Table I (17) From the analysis on commutation mode IV in Table I 
As illustrated in
Based on (17), (19) and (20) , the hard-switching (-is(-) < 0) and incomplete ZVS (0 < -is(-) < qreqIV/td) regions for S7 and S8 can be derived at m = 7, as shown in Fig. 12 . As can be seen, the hard-switching and incomplete ZVS regions are small compared to the complete ZVS area. It is worth noting that the voltage stress of S7 and S8 is only 0.5Vs. Therefore, the capacitive switching-on energy loss is 0.5Coss(0.5Vs) 2 = 0.125CossVs 2 , which is relatively small even when operating in the hard-switching region. 
D. Root-Mean-Square Currents
The analytical and simulated RMS current curves with respect to the voltage gain for different quality factors are plotted in Fig.  13 . As can be seen, the analytical results coincide pretty well with the simulations. In addition, the obtained results show that both the primary and the secondary transformer RMS currents do not significantly vary with respect to the voltage gain G. This means that the conduction losses can be always kept relatively low over a wide voltage gain range. When the transferred power is specified, the characteristic impedance Zr has a significant impact on the RMS current characteristics. The full-load (1 kW) case is considered herein, and Fig. 14 shows the full-load RMS current curves. As can be observed, the full-load RMS currents decrease with respect to the increase of the characteristic impedance Zr except for some special cases, i.e., G = 0.5 and G = 1 in Fig. 14(b) and (c). Therefore, from the point of view of minimizing conduction losses, the characteristic impedance Zr should be designed as large as possible. Also, when the resonant frequency is specified, a larger Zr means a larger Lr, which is beneficial to the ZVS realization and the short-circuit current suppression. However, on the other hand, a larger Zr also leads to a larger ac voltage ripple and a higher voltage peak for the resonant capacitor. Therefore, a trade-off should be made in practice. Table II presents a comparison among the proposed bidirectional resonant dc-dc converter, the dual-magnetizinginductor (DMI) bidirectional LLC topology [22] , and the bidirectional CLLLC topology [7] , [21] . As can be noticed, the proposed topology uses the same number of switches as the 
E. Topology Comparison
ZVS range
Forward S1-S2, S7-S8: full-range ZVS-on; S3-S6: full-range ZCS-off;
G ≥ 1 S1-S4: full-range ZVS-on; S5-S8: full-range ZCS-off; S1-S4: full-range ZVS-on; S5-S8: full-range ZCS-off; G < 1 S1-S4: partially ZCS-on and partially hard-switching;
S5-S8: full-range ZVS-on
Reverse S1-S2, full-range ZCS-off; S3-S6: full-range ZVS-on; S7-S8: almost full-range ZVS except a small range (cf. Fig. 12 ).
G ≥ 1 S1-S4: full-range ZVS-on; S5-S8: partially ZCS-on and partially hard-switching; S1-S4: full-range ZCS-off; S5-S8: full-range ZVS-on; G < 1 S1-S4: full-range ZCS-off; S5-S8: full-range ZVS-on;
other two topologies. But the numbers of inductors are different: the topologies in [22] and [21] requires an external magnetizing inductor and an additional resonant inductor, respectively. For the voltage stress of switches, two of the eight switches in the proposed topology withstand only half of the input/output bus voltage. This is different from other two topologies where all the eight switches have to withstand the full input/output bus voltage. Since all the three topologies in Table II have multiple resonant elements, and their primary and secondary switches do not share the same current stress, the RMS current flowing through the transformer is used as the comparison criteria. It should be noted that the parameters in [22] and [7] are used to derive the normalized RMS currents for the DMI bidirectional LLC converter and the CLLLC topology, respectively. In order to have a relatively wide operating voltage gain in both the forward and reverse power flow directions, the parameters of the CLLLC topology have to be designed asymmetrically in [7] . Therefore, there is a significant difference between forward and reverse RMS currents. As can be seen from the three figures in Table II , the proposed topology has the smallest RMS current variation with respect to the voltage gain G. Particularly, when the load becomes light, the RMS current of the proposed topology proportionally decreases in the whole gain range; whereas the light-load RMS currents of the other two topologies are still kept high because of the high circulating current. In order to have a wide gain range, the two bidirectional topologies in [22] and [7] have to use a small magnetizing inductance which in turn causes a high circulating current (reactive power) inside the converter. The impact of circulating current on the RMS current and efficiency is particularly high at light loads. Therefore, the measured light-load efficiency performance in [7] is poor. However, for the proposed converter, the switching frequency is fixed and the magnetizing inductance has no impact on the gain range. Therefore, the magnetizing inductance can be designed possibly large on the premise of achieving ZVS. It should be noted that both the RMS current and the conduction losses of primary switches in the proposed topology can be halved if the half-bridge is replaced with a fullbridge on the primary side.
Another disadvantage of the bidirectional CLLLC converter is that the switching frequency range is wide (e.g., 40kHz to 200 kHz) when a wide gain range is needed. Thus, the optimal design of passive components becomes a challenge. The proposed converter can achieve full-range ZVS except a small range for S7-S8 in the reverse operation. However, for the DMI bidirectional LLC converter, its soft-switching range is relatively narrow, as illustrated in Table II . Theoretically the bidirectional CLLLC resonant converter can achieve full-range soft-switching; in practice, however, when the switching frequency becomes high, the peak magnetizing current will be decreased which may be unable to fully charge/discharge the output capacitors of MOSFETs and causes incomplete ZVS transitions.
IV. EXPERIMENTAL VERIFICATIONS
A 1-kW converter prototype has been built, as shown in Fig.  15 . The detailed prototype parameters are listed in Table III . For the reverse diode characteristics SiC MOSFETs, the diode forward voltage is high when the gate-source voltage ugs is zero. In order to reduce the conductions losses, the synchronous rectification is adopted in both power flow directions. Fig. 16 . Steady-state operating waveform in the forward power flow direction. The forward steady-state operation of the proposed converter is tested for different secondary voltages and different power levels, as shown in Fig. 16 . As can be seen, all the waveforms coincide with the theoretical analysis in Section II except for the high-frequency oscillations during the idle time, which is caused by the parasitic intrawinding capacitance of the transformer and the output capacitance of MOSFETs. At the two boundaries of the secondary voltage range, i.e., Vs = 250 V and Vs = 500 V, the secondary switches form a half-bridge and a full-bridge rectifier, respectively. Thus, the resonant voltages and current are pure sinusoidal waveforms. When the secondary voltage Vs is between the two boundaries, the phase shift  is (a) V p = 500 V, V s = 500 V, P = 0.3 kW.
(b) V p = 500 V, V s = 500 V, P = 1 kW. Fig. 19 . Mode transition between forward and reverse modes.
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between 0 and , and the secondary switches constitute a hybrid-bridge rectifier. In this case, the resonant capacitor voltages (uCr1 and uCr2) and the resonant current (iLr) are piecewise. One can also see that for the same transferred power, the peak values of the resonant current iLr and the secondary current is do not remarkably vary with respect to the change of the secondary voltage. Therefore, the conduction losses can also be kept relatively low in spite of a wide voltage gain range.
The steady-state operating waveforms of the proposed converter in the reverse operation are measured for different voltages and power levels, as shown in Fig. 17 . It can be seen that the experimental results show a good agreement with the theoretical analysis. The secondary switches can form a hybridbridge inverter to cope with the secondary voltage variation such that the RMS currents can be kept relatively low. In order to verify the converter dynamic performance with the control scheme in Fig. 10 , both the primary and secondary bus terminals are connected in parallel with a resistor (load) and a nonideal unidirectional dc voltage source (i.e., a voltage source in series with a resistor and a diode). Thus, both the primary and secondary port can release (by the voltage source) and absorb (by the resistor) power. With the closed-loop control, the dynamic experimental waveforms for both power flow directions are shown in Fig. 18 . The given voltage reference Vp * is equal to 500 V. As can be seen, the primary voltage Vp can be regulated to its reference when the load changes. Also, the observed maximum voltage overshoot is around 10 V which is 2% of the primary voltage Vp = 500 V. For the AC voltage ripple of Vp, i.e., Vp_ac, the measured maximum value is approximately 0.7 V which represents 0.14% of 500 V.
The mode transition performance is tested under Vp * = 500 V, Vs = 380 V and P = ± 500 W, as shown in Fig. 19 . It can be observed that automatic and fast mode switch can be achieved for the proposed converter with the hysteresis control. When Vp increases to the upper limit VpH (520 V) or decreases to the lower limit VpL (480 V), the indictor of power flow direction is changed. Then, the switching pattern and the resonant-tank waveforms are switched between the two operating modes, as shown in Fig. 19(b) and (d). As results, the primary-side voltage Vp can be subsequently regulated to the reference Vp* = 500 V and the primary-side current Ip switches between +1A and -1A, indicating that the transferred power Pc transits between +500 W and -500 W. Fig. 20 presents the soft-switching waveforms in different power and voltage conditions. Due to the symmetry of topology and modulation, only the ZVS waveforms of S2 and S8 in the forward operation ( Fig. 20 (a)-(d) ) and those of S3, S5 and S7 in the reverse operation ( Fig. 20 (e)-(h)) are shown in this paper. As one can observed, before the gate driving voltage applies, the corresponding drain-strain voltage have been fallen to zero which implies that ZVS is achieved. Thus, the switching loss is significantly minimized.
The measured gain characteristics in both the forward and reverse power flow directions are compared with the analytical results, as shown in Fig. 21 . It can be observed that a good agreement is achieved between the theoretical analysis and experimental results. In addition, one can also see that regardless of the power transfer direction and the power level, a wide gain range of [0.5, 1] can be achieved. The measured RMS currents in different operating conditions are presented in Fig. 22 to verify the correctness of the derived RMS equations in Table IV . It can be seen that the experimental data matches pretty well with the analytical results. Moreover, Fig. 22 also demonstrates that the variations of RMS currents in the proposed converter are small with respect to a wide secondary voltage range. Fig. 23 . Measured efficiency curves. (a) forward efficiency with respect to the transferred power at different secondary voltages; (b) forward efficiency with respect to the secondary voltage at different power levels; (c) reverse-mode efficiency with respect to the transferred power at different secondary voltages; (d) reversemode efficiency with respect to the secondary voltage at different power levels. Fig. 23 shows the measured efficiency curves in different operating conditions. As can be seen, high efficiency can be achieved from light loads to the full load, and the peak efficiency reaches 98.3% and 98.2% in the forward and reverse power flow directions, respectively. As analyzed in Section III-C, the proposed bidirectional dc-dc converter can achieve softswitching. Also, SiC MOSFETs are used to build the converter prototype. Thus, the switching losses are negligible. It is the conduction loss that dominates the total power losses. From Figs. 13 and 22, it can be seen that the RMS currents firstly rise and then fall with respect to the increase of the voltage gain. Thus, the converter has the highest conduction loss and the lowest efficiency in the middle area of the operating voltage range. However, it can be also noticed from Figs. 13 and 22 that the variation of the RMS currents with respect to the voltage gain is small. Therefore, the efficiency performance is kept good in the whole voltage range (efficiency difference is less than 1%, cf. Fig. 23(b) and (d) ).
V. CONCLUSION
In this paper, a new bidirectional resonant dc-dc converter with fixed-frequency phase-shift control is proposed and explored. The operation principles and key characteristics, i.e., the voltage gain, power flow, soft-switching and RMS currents, are detailed. The feasibility of all proposals and the correctness of the theoretical analyses are validated with simulations and experimental results obtained from the built 1-kW converter prototype. A wide gain range from 0.5 to 1 can be achieved for both power flow directions. A significant feature of the proposed converter is that both the forward and reverse RMS currents are kept low in spite of the voltage gain variation. In addition, soft-switching can be achieved for switches, which minimizes the switching losses. Therefore, high-efficiency power conversion can be achieved in the whole operating range.
